ETL

DataStage 编译出错(Linux环境)

0
Output from transformer compilation follows:

I IIS-DSEE-TFCN-00001 00:38:43(000) <main_program>

IBM WebSphere DataStage Enterprise Edition 8.5.0.5746
Copyright (c) 2001, 2005-2008 IBM Corporation. All rights reserved



I IIS-DSEE-TUTL-00031 00:38:43(001) <main_program> The open files limit is 1024; raising to 4096.

I IIS-DSEE-TFCN-00006 00:38:43(002) <main_program> conductor uname: -s=Linux; -r=2.6.32-358.el6.x86_64; -v=#1 SMP Fri Feb 22 00:31:26 UTC 2013; -n=linux; -m=x86_64

I IIS-DSEE-TOSH-00002 00:38:43(003) <main_program> orchgeneral: loaded

I IIS-DSEE-TOSH-00002 00:38:43(004) <main_program> orchsort: loaded

I IIS-DSEE-TOSH-00002 00:38:43(005) <main_program> orchstats: loaded

W IIS-DSEE-TOSH-00049 00:38:43(008) <main_program> Parameter specified but not used in flow: DSPXWorkingDir

E IIS-DSEE-TBLD-00076 00:38:44(000) <main_program> Error when checking composite operator: Subprocess command failed with exit status 32,512.

E IIS-DSEE-TFSR-00019 00:38:44(001) <main_program> Could not check all operators because of previous error(s)

W IIS-DSEE-TFTM-00012 00:38:44(002) <transform> Error when checking composite operator: The number of reject datasets "0" is less than the number of input datasets "1".

W IIS-DSEE-TBLD-00000 00:38:44(003) <main_program> Error when checking composite operator: Output from subprocess: sh: g++32: command not found


I IIS-DSEE-TBLD-00079 00:38:44(004) <transform> Error when checking composite operator: g++32 -fPIC -O -I/opt/IBM/InformationServer/Server/PXEngine/include -O -fPIC -Wno-deprecated -c -m32 /opt/IBM/InformationServer/Server/Projects/zz_bank/RT_BP1.O/V0S2_Test_Transformer_2.C -o /opt/IBM/InformationServer/Server/Projects/zz_bank/RT_BP1.O/V0S2_Test_Transformer_2.tmp.o.

E IIS-DSEE-TCOS-00029 00:38:44(005) <main_program> Creation of a step finished with status = FAILED. (Test.Transformer_2)


*** Internal Generated Transformer Code follows:
0001: //
0002: // Generated file to implement the V0S2_Test_Transformer_2 transform operator.
0003: //
0004:
0005: // define our input/output link names
0006: inputname 0 DSLink3;
0007: outputname 0 DSLink4;
0008:
0009: initialize {
0010: // define our control variables
0011: int8 RowRejected0;
0012: int8 NullSetVar0;
0013:
0014: }
0015:
0016: mainloop {
0017:
0018: // initialise the rejected row variable
0019: RowRejected0 = 1;
0020:
0021: // evaluate columns (no constraints) for link: DSLink4
0022: writerecord 0;
0023: RowRejected0 = 0;
0024: }
0025:
0026: finish {
0027: }
0028:
*** End of Internal Generated Transformer Code
已邀请:

要回复问题请先登录注册